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1. Introduction
Building on the pioneering work of the space pro g ram in applying semit ^-
ductor switching techniques to process power where size, weight, efficiency,
and reliability are of utmost concern, the number of applications of this tech-
nology t-) aerospace, military and industry neeas has increased at a dramatic
rate in recent years. As with most new technologies, initial successes have
been rewarded with pressure to extend the range of operating conditions and
applications of switching converters. In the case of dc-to-dc power cond-tion-
ers, this p.essure is toward higher conversion frequencies to reduce the size
and weight of the reactive components, higher voltage levels, as in off-
of-the-line power syst, ,3ns, and higher power levels.
The research upon which this paper is based is motivated by the need fore-
seeii by the USA National Aeronautics and Space Admtnistration for spacecraft
with solar array generation and power conditioning capability in the range of
hundreds of kilowatts.
	
Envisioned is a power conditioning system using three-
wire do distribution with the relatively high line-to-common  voltages of X00
volts chosen to reduce size and weighm of the conductor system. The source of
power is intended to be a solar-cell array reflecting a reasonable balance be-
tween series and parallel cell conne:tions with a do input voltage range of 100
to 200 volts. Research to date has focused on single power- stage do- to- dc mod-
ules operating in the 2.5-kW range at a switching frequency of 100 kHz with an
input voltage of 110 V to 180 V and an output voltage of 250 V. These require-
ments press today's technology simultaneously on all three fronts -- high fre-
quency, high voltage and high power. Accomodating to the limiting constraints
on one front typically leads to problems on another.
Trade-off determinations involving converter size, weight, efficiency and
reliability with respect to conversion frequency, input riid Uotput voltages,
and increased load power is an extremely complex issue. In the material to
follow, attention is directed particularly to the implications that the simul-
taneous requirements of high-frequency ( H-F) , high-voltage ( H-V', , and high-
power (H-P) operation have on the power switching transistors, on the power
modes, and on circuits designed to protect then.
2. Implications of H-F H-V H-P Operation on Power Switching Transistors
During the past few years, power switching transistors, both bipolar junc-
tion transistors (BJTs) and metal- oxide- semiconductor field-effect transistors
(MOSFETs), have been developed that can switch high voltages and high currents
in very short periods of time. These recent developments hale created the po-
tential for operating high-voltage high-power dc-to-dc converters at switching
frequencies in the ran g e of 100 kHz and beyond. However, as transistor switch-
es work was support; in part by the National Aeronautics and Space
	
inis-
tration under Research Grant NSG-3157 to Duke University.
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Table 1 . Example Converter Parameters I Table 2. Power Transistor Parameters
r
VI = 140 V VO - 250 V	 Np/NS - 1/2
IPA = 29 A IpB = 40 A fS = 100 kHz
Ip ^AV - 11 A	 I P ,RMS - 24.2 A
MOSFET tfv - 50	 ns BJT	 tfv = 50	 ns
tf i 	= 50	 ns tfi	 - 100	 nsl
RD( ON) = 0 -1 A	 V CE( SAT)=O .6V
ing times become shorter, time rates of change of current di/dt becomes higher,
and even small parasitic inductances such as stray lead inductance and/or
i.ransformer leakage inductance can cause serious transistor overvol tage proh-
lems at turn-off. It therefore becomes necessary to understand the full
effects of parasitic inductance on the power switching transistor in order to
effectively design transistor protection circuitry to maintain high reliability
and maximize overall converter efficiency.
The discussion and analysis in this section and in the following sections
focus on a two-winding current-or-voltage step-up ( buck-boost) converter shown
Fig. 1, although the prilciples presented are applicable to all 	 three basic
types of energy-storage dc-to-dc converters. 	 Where appropriate, numer i cal
examples are based on the converter parameters presented in Table 1. The para-
meter values given in Table 1, as well as other example parameter values pre-
sented in this paper, cor,espond to data drawn from the operation of experi-
mental current-ors-vol tage step-up paver stages operating at output power levels
of up to 2 kW and higher.	 Also, where appropriate, discussion is directed at
both BJTs ind MOSFETs, and the example parameters associated with the two types
of devices are given in Table 2. As before, this data reflects experimental ob-
servations.
	
It should be noted that these transistor parameters are not based
en a single commercially available device, but rporesent the parallel combina-
tion of four transistors in the MOSFET case and two transistors in the BJT
case.
To provide a basis for examining the full effects of parasitic inductance
on the power transistor, we begin by examining the transistor voltage and
current waveforms for the purely hypothetical case where there is no parasitic
series indi+ctance, i.e., Lp PAR and LS PAR in Fig. 1 are zero.	 The solid line
in Fig. 2 depicts the associated idealized switching trajectory in the iQ vs.
vQ plane for the power transistor Q in Fig. 1 for the case of continuous mmf
where the reactor mmf is considered to be nonzero at all times. The dashed
line represents the typical reverse-bias safe operating area (RBSOA) for a BJT
and serves to emphasize the fact that the inductive switching trajectory of the
transistor may well lie outside the RBSOA of a BJT.
Figure 3 depicts the corresponding idealized time-domain waveshapes of iQ
and vo. During the time the transistor Q is ON and the secondary-circuit diode
D is OFF, the primary-circuit current increases linearly from IPA = 3A/Np to
IpB = .Np.
	
During the very short time intervals when Q and D ire turning
ON and OF , it is assumed the net mmf of the reactor 	 ,t- NpiQ + NSiO remains
essentially constant. Therefui ,e, when parasitic inductance is noz present, iQ
at turn-on must rise to its initial value IPA be^ore D becomes ► ;onconductirig
and v^ can begin to fall; at turn-off, vQ must rise to the value VQ,OFF =
VI * Np;NS)VO before D is turned ON and IQ can begin to fall from its peak
value of IpB.	 This latter condition at turn-off exists regardless of the
presence of parasitic inductance. To simplify the analysis, the fall of vQ at
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turn-on and the fall of i Q
 at turn-off are assumed to he 1 inear functions of
time, and these intervals are designated tfv and tfi , respectively.
We now turn our attention to the case where the effects of parasitic
series inductance are included in the analysis of the transistor waveshapes.
This parasitic ieries inductance, whether due to transformer leakage inductance
or to stray ind^ ►ctance resulting from excessive circuit lead lengths anywhere
in the primary or secondary side of the converter circuit, is normally distrib-
uted in nature.
	
For ti,e purpose of analysis, the distributed parasitic series
inductance LpAR can be treated as a single lumped element, and referred to
either the primary or secondary side of the circuit. For discussion purposes,
when this parasitic series inductance LpAR is referred to the primary side of
the converter circuit, it is designated LpIPAR. When the parasitic inductance
is referred to the secondary side of the circuit, it is designated LS,PaR. The
value of the distributed parasitic inductance may range f^om a few nanohenries
for a circuit with short lead lengths and without tr&nsform er coupling, to
several microhenries when transformer coupling is used, as in the twe-winding
current-or-voltage step-up converter discussed here. 	 The effects of parasitic
inductance appear during the turn-on switching interval a; well as during the
turn-off switching interval of the transistor Q. These effects result in the
altered switching trajectory depicted by the dotted line in Fig. 2, with the
corresponding current and voltage waveshapes in the time domain shown in Fig.
1, where linear transistor switching is again assumed..
It was mentioned that during the turn-on interval for the case where there
are no parasitic inductive	 the transistor current must rise to the
value IPA before the secondary diode D becomes nonconducting ,jnd the transistor
voltage can begin to fall. 	 With circuit parasitic inductances no longer con-
sidered zero, iQ can no longer rise instantaneously  to the value IPA at the
beginning of the turn-on interval. Neglecting the forward drop of diode D, the
voltage across Lp L pAR	 during the interval tfv is vLP,PAR - VQ,OFF -vQ
V1 + ( Np/NS)VO - vp .
We see that, during the initial portion of the turn-on interval, the tran-
sistor voltage is no longer held at VQ,OFF until iQ rises to the value IPA, but
drops at a linear rate which is mirrored by a linear voltage rise across
LP,PAR• The resulting current iQ thus rises parabolically during the interval
tfv. When vQ has dropped to its low ON-time value at the end of the interval
tfv, iQ continues its rise, but at a linear rate according to the approximate
relationship diQ/dt = VQ,OFF/ L P,PAR until the point where iQ reaches IPA.
When parasi tic i nductance is small and turn-on switching loss is exces-
sive, a lunped series inductance is often purposely added in the fora of a
series turn-on snubber to reduce the power loss during this interval. 	 A dis-
cussion and analysis of series turn-on snubbers can be found in Ref. [1]. 	 For
the time hei ng , it is assumed that Lp ,p AR is large enough, as in the case where
transformer coupling is utilized, that further shaping of the transistor turn-
on trajectory is unnecessary.
Comparing the waveshapes of iQ and vQ during turn-on in Figs.
	
3 and 4,
the presence of parasitic inductance is seen to lower the switching loss during
this interval, but serves also to increase switching loss during the turn-off
interval. Just prior to the instant of time when the transistor current begins
to fal 1 , the energy stored in Lp ,PAR is WLP ,PAR = LP ,PAR Ipg/2 . If no other
;Weans for dissipating this energy are available, it must be dissipated in the
transistor du r ing the current fall time tfi. In our example converter, assume
that through the use of special transformer winding techniques and careful
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attention to circuit lead lengths, the value of Lp ' pAR i s 500 nH. At a switch-
ing frequency of 100 kHz, the extra ^ power which must be dissipated by the power
transistor at turn-off is Lp PAR IAB fS/2 or about 40 W.	 While the magnitude
of this increase in transistor turn-off power dissipation, which obviously
degrades converter efficiency, may not in itself prohibit the su:cessful
operation of the power switching transistor, there is a second and far more
deleterious effect caused by the presence of Lp PAR.
In Fig. 4, we see that during the current Fall time of Q, there is a volt-
age overshoot equal to Lp PAR (diQ/dt) . Following our assumption )f a linear
current fall time, the peak voltage which the transistor must withstand during
the turn-off interval is VQ,peak ' V Q+OFF + LP,PAR IPB/tfi. In the BJT axarr
ple, this amounts to a peak transistor voltage of approximately 465 V, whereas
in the MOSFET case, the peak voltage is approximately 665 V.
In practice, the rate at which the transistor current falls to zero is
usually greater during some notion of the interval tfi than the rate suggested
by assuming linear switchi:	 and t. a magnitude of the voltage oversh.)ut ob-
served in an actual circuit is greater than the magnitude predicted in the pre-
ceding analysis. In any case, the breakdown voltage ratings of commercially
available transistors possessing switchin g times fast enough for operation at
100 kHz and higher generally fall in the range of "0O v to 500 V.	 We are then
presented with an interesting dilemma.	 The fast f +eed of recently-developed
power switching transistors, which enables high-frequency operation without
excessive transistor power dissipation, at the same time contributes to exces-
sive voltage stress due to the presence of parasitic series inductance. In
Section 4, we examine possible solutions to this problem.
3. Implications of H-F H-V H-P Operation on Power Diodes
All three basic types of energy-storage do-to-dc converters -- current
step-up, voltage step-up, and current or-vol tage step-up -- rely on a power
diode to provide a pats. for energy transfer from the energy-storage reactor to
the load during the OFF-time of the power switching transistor. Furthermore,
the manner in which the diode behaves during its reverse-recovery period pro-
foundly affects not only the stresses placed on the diode but on the transistor
as well.
For convenience in examining diode stresses, the effective composite para-
sitic series inductance is now referred to the secondary side of thl converter
and is designated by the lumped inductance LS,PAR• To understand the behavior
of the diode D and its relationship to other converter phenomena, it is neces-
sary to understand the diode current and voltage waveforms depicted in Fig. 5,
where the corresponding transistor current end voltage waveforms have also been
inc: ,jded to illustrate the correlation between the two sets of waveforms, as
well as to illustrate the effects of diode reverse-recovery time on the tran-
:Istor waveshapes.
At the time designated to in Fig. 5, the diode D becomes forward-biased,
and the diode current iD rises to the value ISB - 3 B/NS at time tl. The rise
Of iD mirrors the fall of the transistor Current i^ from IpB to zero, and
therefore tl-tO-tfi, the transistor current fall-time.	 rom tI to t2 the diode
current ramps down linearly to the value ISA - JA/ N S as the energy-storage
reactor releases energy to the load. 	 At t2, the transistor Q starts to turn
ON, and the rise of transistor current iQ is mirrored by a fall in iD until t3
when the transistor voltage vQ has fallen to its low ON-time value. Therefore,
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t3- t2 = t fv , the transi stor vol tage fal 1 time.
Beginning at t3, iD decreases linearly at a rate dip/dt = VD,OFF/LS,PAR
where V D,OFF -'( N S/ Np ) VI + VD, until at t5 a peak reverse diode current
I DR,peak is reached, and the diode begins to support reverse voltage. During
the time interval from t5 until t6, designated as tR2 in Fig. 5, the diode cur-
rent falls back to zero, while the diode voltage reaches a peak reverse value
V DR 'eak before settling back to the diode OFF-voltage VD,OFF . The exact shape
of tie current and voltage waveforms during the time interval tR2 are dependent
on the dynamics of the diode as well as the circuit external to the diode.
However, for the purpose of obtaining a very rough estimate of the peak diode
reverse voltage VDR,peak, let us assume that the diode current falls linearly
with respect to time during the interval tR2, and the diode reverse voltage
rises instantaneously.	 Again drawing on experimental nbservation, assume
L S,PAR = 2.0 uH, I DR,peak = 15 A and tR2 = 50 ns. The peak diode reverse volt-
age can then be estimated as VDR,peak = V D,OFF + L S,PAR I DR,peak/tR2 = 530 V +
600 V = 1130 V.
As with the peak transistor voltage calculated for the interval tfi, the
above estimate for VDRppeak is likely to be lower than the experimentally ob-
served value, since the diode current generally falls at some point in the
interval tR2 at a rate fa.,t-- that+ the rate predicted by a linear fal l time.
Note also that the energy LS PAR I ft peak/2 stored in the parasiti: series in-
ductance at time t5 must be Aissipated principally by the diode during the the
interval tR2, adding to the total power dissipation of the diode and degrading
overall converter efficiency. Another detrimental effect due to diode reverse-
recovery time is that the peak transistor current at turn-on becomes IPA +
(N S/ Np)I DR,pTak, and unless sufficient transistor drive is available during
this interval, the transistor forward voltage will rise with a corresponding
increase in transistor power dissipation.
Because the peak diode reverse current I DR,peak Profoundly influences not
only the power dissipation and voltage stresses placed on the diode itself, but
determines the magnitude of the current stress placed on the power switching
transistor during its turn-on interval,  i t is of interest to examine the rela-
tionship between the parasitic series inductance LS,PAR and the parameter
I DR,peak-
Referring again to
is crossing the zero-ax
Since cr) must equal
f 
t5 
'D( t) dt = IDR,peak
VD,OFF/LS,PAR which can be solved for tR1 and substituted into the expression
for q0 yielding the result L S,PAR I DR,peak/2 = qD V D OFF • This equation might
seem to imply that the energy stored in the parasitic series inductance at time
tr is independent of LS 
,PAR, and only depends on the magnitude of the stores
charge and the OFF-voltage of the diode. Such a conclusion, however, is not
true in general, since the magnitude of the stored charge is dependent not only
on the level of forward diode current immediately preceding the onset of commu-
tation, but on the time rate of change of current dip/dt immediately following
the onset of comr7utation. As a consequence, the magnitude of the stored charge
depends strongly on the magnitude of the parasitic series inductance for many
cases. However, the published curves of Von Zastrow and Galloway [2] suggest
that for very arge time rates of change of current ( dip/dt > 20 A/ us) , a case
Fig. 5, assume that at time tq when the diode current
is, the stored charge in the diode is of magnitude q0.
the integral of iD( t) from tq to t5 , we have
	 qD =
tR1;2.	 In addition, we have dip/dt = I DR,peak/tRl =
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appl icabl a to high-frequency high-vol t.age high- power co p.v grters, the stored
charge is essentially independent of dip/dt.
	
The magnitude of dip/dt in our
f	 example converter is 265 A/ us.
	
In this case, it is therefore unlikely that
purposely increasing the series parasitic inductance will lead to a proportion-
ate decrease in stored charge. We can be certain, however, that the above
charge will lead to a proportionate increase in the amount of energy stored in
the parasitic series inductance immediately prior to the beginning of the power
switching transistor turn-off interval .	 ;n general, there exists a very real
trade-off between the transistor turn-on switching loss, the transistor turn-
,
	
	 off switching loss, and the diode switching loss as they are affected by the
magnitude of the parasitic series inductance, and this trade-off must he care-
t	 fully considered if efficiency is to be maximized.
With the above effects in mind, the selection of the proper power diode
now becomes of critical importance.	 All other conditions being equal, diodes
t spec i f  ed as having shorter reverse- recovery times exhibit smaller peak
reverse-recovery currents [3]. Generally speaking, however, specified reverse-
recovery time increases v.ith specified breakdown voltage for commercially
available diodes. Therefore, we are again presented with a dilemma. In order
to keep diode power dissipation at a minimum, and overall converter efficiency
at a maximum, we are forced to use diodes with the fastest reverse-recovery
times available. At the same time, these diodes possess lower reverse-voltage
ratings than their slower counterparts, and consequently are less capable of
withstanding the types of voltage transients occuring in a high-voltage hi g h-
power converter. The answer to this problem lies in the ability to protect the
power diode from inductive voltage transients, a topic whi,.h is discussed in
the next section.
4. Semiconductor Switch Protection Circuitry Design Considerations
From the discussion concerning the various stresses placed upon the semi-
conductor switches in a H-F H-V H-P environment, it is evident that a crucial
function which must be perform. ,d by the semiconductor switch protection Cir-
cuitry is that of controlling t.ie peak voltage appearing across the switch so
as to prevent the voltage rating of the switch from being exceeded when it is
turned OFF. In the case where a BJT is utilized as the power switch, an equal-
ly important function of the semiconductor switch protection circuit is to
shape the switching trajectory to contain it within the boundaries imposed
by the RBSOA of the device as it is turned OFF. This section, therefore, fo-
cuses on the design of semiconductor switch turn-off protection rircuitry as it
relates to H-F H-V H-P operation and to efficiency. The vehicle for discus-
sion, as before, is the two-winding current-or-voltage step-up converter, which
is assumed to contain significant amounts of distributed parasitic series in-
ductance.
Figures 6( a) , ( b) , and (c) depict several methods out of a variety of
possibilities for protecting the semiconductor switches during their respective
turn-off intervals. In Fig. 6(a) , both the transistor and the diode are pro-
tected by RC-type turn-off snubbers. In Fig. 6(b), the switches are protected
by RC-type voltage clamps. In Fig. 6(c) , the transistor is protected by an LC-
type snubber.	 The authors are unaware of a comparable LC-type protection cir-
cuit for the power diode. Detailed discussions of the design and analysis of
the protection circuits depicted in Figs. 6(a) to (c) are available in the
literature [1][4][5]. she purpose here is to examine some of the salient
b
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features of each type of protection circuit as they relate to H-F H-V H-P
operation.
We begin our discussion with the protection circuits associated with the
power switching t ransistor. All three circuits -- the RC-type '-lubber, the RC-
type clamp, and the LC-type snubber -- can be designed to limit the peak tran-
sistor voltage %peak tosome specified maximumvalue VQ MAX ,which is deter-
mined by the vol rating of the device and safety-margin considerations. In
addition, the RC-type and LC-type snubbers can be designed to provide the wave-
shaping action necessary to contain the switching trajectory within the RBSOA
of a BJT. In general, if snubber capacitance is sized to limit the transistor
voltage to some value VQ,MAX, the snubber will provide more than the amount of
waveshaping action necessar y
 to satisfy RBSOA limitations unless VQ MAX is un-
usually large and the RBSOA is unusually small. The use of an RC-type clamp,
however, does not guarantee that RBSOA limitations are not exceeded, as illus-
trated in Fig. 7, where the effects of the various protection circuits on the
transistor switching trajectory are shown.
The function of all three protection circuits is to redirect the flow of
the energy WLP,PAR = LP ,PAR Ipg/2 stored in the parasitic series inductance
immediately prior to the turr} off of the power transistor away from the tran-
sistor. In providing this means, all three circuits must store more energy
during the transistor turn-off interval, by means of the protection circuit
capacitances, than the amount of energy WLp ,PAR stored in the parasitic induc-
tance.
In tle case of the RC-type snubber and the RC-type clamp, the energy
stored by the snubber or the clamp during the transistor turn-off interval is
dissipated primarily in the snubber resistor or the clamp resistor. The over-
all power dissipation (transistor plus protection circuit) resulting from uti-
lizing RC-type protective circuits in a H-F H-V H-P environment ca+t range into
the hundreds of watts, profoundly reducing overall converter efficiency'.
In the case of the LC-tvpe snubber, the energy absorbed by the snubber
capacitor is partially circulated between the snubber capacitor and the snubber
inductor, and partially returned to the input source, which must be capable of
absorbing this returned energy. Although the LC-type snubber is sometimes
referred to as a "nondi ssi pative" snubber, this label is somewoat misleading.
The energy stored in the snubber capacitor during the transistor turn-off
interval must be circulated through circuit components which are nonideal both
statically and dynamically. In particular, the forward voltage drops of the
snubber diodes and the power transistor, the losses in the snubber inductor,
and the reverse-recovery losses in the snubber diodes are all principal con-
tributors to an overall power loss in the LC-type snubber, and as the energy
which must be circulated through these elements increases, so does this power
loss. It is difficult to accurately predict the losses associated with the LC-
type snubber, primarily because of the complex dynamic behavior of the snubber
components. It would be reasonable to expect, however, that because only a
portion of the energy stored in the snubber capacitor is dissipated, the over-
all power loss incurred through the use of the LC-type snubber will be less
than that incurred when either RC-type protection circuit is used. The lower
expected power dissipation of the LC-type snubber makes it the more logical
choice for pro'.ecting the power transistor in a H-F H-V H-P environment.
Turning to the protection of the power diode D, since a low-loss protec-
tion circuit ,uch as the LC-type snubber apparently is not available for use in
conjunction with the diode, it is expected that the turn- off protection
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of the power diode will be at the expense of a considerable amount of power
dissipation.	 Fortunately, with a fast-recovery diode, the energy WLS PAR
L S PAR I6R,peak/ 2 which must be controlled by the diode protection circu^try is
lUely to be considerably less than the energy WLp,PAR which must be controlled
by the power transistor protection circuitry.
As in the case of RC-type protection circuitry for the transistor, both
diode protection circuits are required to store more energy during the reverse-
recovery time of the power diode, by means of the protection circuit capacitor,
than WLS PAR , Because the energy stored by the protection circuit capacitor is
eventually dissipated in the protection circuit resistive element, the proper
selection of power diode protection circuitry is of critical importance in
maximizing converter efficiency.
Recall that to obtain low peak reverse-recovery currents, it is necessary
to choose diodes with short reverse-recovery times and correspondingly low
reverse-voltage capability. 	 Commercially- available diodes suitable for high-
frequency operation presently have reverse-voltage ratings less than 1000 V.
It can be shown that in some cases, particularly where the ratio of the maximum
allowable diode reverse voltage V DR,MAX to diode OFF voltage VO ,OFF is smal 1 ,
i.e.,
	 V D,MAX/ V D,OFF < 2, the energy which must be stored by the clamp circuit
during the reverse-recovery time of the power diode is significantly less than
what must be stored by the snubber circuit.	 However, due to the nonlinear
behavior of the power diode during the time interval tR2, it is difficult to
predict precisely how the use of either circuit affects the switching loss in
the power diode. Consequently, the best ,judgements concerning diode protection
circuitry usually have to be based on experimental observation.
5. Conclusion
A simple analysis of the current and voltage waveshapes associated with
the power transistor and the power diode in an example current- or- voltage step-
up (buck-boost) converter is presented. The purpose of this analysis is to
highlight the problems and possible trade-offs involved in the design of high-
voltage high-power converters operating at switching frequencies in the range
of 100 kHz.	 It is seen that although the fast switching speeds of currently
available power diodes and transistors permit converter operation at high
switching frequencies, the resulting time rates of change of current (di/dt) ,
coupled with parasitic inductances in series with the semiconductor switches,
produce large repetitive voltage transients across the semiconductor switches,
potentially far in excess of the device voltage ratings. 	 The need is estab-
lished for semiconductor switch protection circuitry to control the peak volt-
ages appearing across the semiconductor switches, as well as to provide what-
ever waveshaping action is required for a given type of semiconductor device.
The process of maximizing the efficiency of such a nigh-frequency high-
voltage high-power converter involves a complex set of trade-offs, not all of
which are well understood or easily quantifiable due to the nonlinear behavior
of the circuit components involved. 	 The purpose here is to enumerate the pos-
sihle trade-offs, as well as the various factors influencing these trade-offs,
that must be considered in order to maximize the efficiency of high-frequency
high-voltage high-power converters.
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